Introduction
Carbon nanotube field-effect transistors (CNT-FETs) receive considerable attention because of their high-speed potential with a large transconductance.
[1]- [2] However, there are many issues which should be addressed such as a hysteresis [3] of the I D -V GS characteristics and a large parasitic resistance [4] . The surface potential measurement is very effective in studying such phenomena of the CNT-FETs.
In this study, the surface potential of the CNT-FETs was measured using Kelvin probe force microscopy (KFM) [5] [6] . A clear potential image of the CNT channel with a diameter of about 1 nm was obtained by the measurement in air. The measured potential image was dependent on the sequence of the gate bias, and showed transient behavior with a time constant of several-tens minutes. It has been demonstrated that these behaviors were consistent with the drain current transient and/or the hysteresis of the current-voltage characteristic of the CNT-FETs.
Experiment
Figure 1(a) shows the schematic of the device structure. CNTs were synthesized by microwave plasma-enhanced CVD using position-controlled nanotube growth [7] in which the metal catalyst for the CNT growth was patterned on the substrate using conventional photolithography and metal lift-off processes. An SEM image of the fabricated CNT-FETs with Au electrodes is shown in Fig. 1(b) where the CNT bridges between the source and the drain electrodes. Measured I-V characteristics of the fabricated CNT-FET showed good pinch-off characteristics with a p-type condition behavior. 
It is notable that the potential in the area surrounding the CNT indicated by arrows is different from each other even though the gate bias voltage is same as 0 V as shown in Fig. 3(b) and 3(d) , depending on the gate bias sequence; (b) from -5 V to 0 V and (d) from +5 V to 0 V.
In addition, the time dependent potential change was observed. Figure 4 shows the line profiles for various times after the gate bias stress at the position indicated by the bar in the inset of Figure 4 . When the gate bias stress of -5 V was applied, the potential around the CNT showed decreasing tendency, as shown by the thick arrow in Fig.  4(a) . On the other hand, when the gate bias stress of +5 V was applied, the potential around the CNT showed increasing tendency, as shown in Fig.4(b) .
We have compared this result with the drain current (I D ) transient. Fig. 5 (b) show the transient of the surface potential obtained in Fig. 4(b) . The time constant of both I D and the surface potential is almost same. This supports the above explanation in which the I D transient and/or the hysteresis were caused by the surface potential change.
Summary
The surface potential of the CNT-FETs with small diameter channel was successfully measured by using the KFM. The time dependent surface potential was observed, which was consistent with the I D transient and/or the hysteresis. 
